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Atomically smooth Ga2O3Gd2O3 /GaAs interface with low interfacial density of states and low
electrical leakage currents have been achieved after the heterostructures were air exposed and tailor
annealed to 750 °C. The heat treatments, with annealing at an intermediate temperature of
300 °C as a necessary step, were carried out under ultrahigh vacuum UHV and via standard
rapid thermal annealing with flow of pure nitrogen gas. Furthermore, the oxide remains amorphous
and minimal interfacial reaction occurred between the oxide and substrate, critical aspects for device
performance. Studies using x-ray reflectivity and high-resolution transmission electron microscopy
show that the interfacial roughness is 0.2 and 0.4 nm for annealing under UHV and non-UHV,
respectively. Electrical measurements on the metal-oxide-semiconductor diodes have exhibited low
leakage currents 10−8–10−9 A/cm2, a dielectric constant of 14, and a low interfacial density of
states Dit of 1012 cm−2 eV−1. © 2006 American Institute of Physics. DOI: 10.1063/1.2386946
I. INTRODUCTION
III-V compound semiconductors offer the advantages of
high electron mobilities, rich band gap engineering, and high
breakdown fields and thus are expected to outperform silicon
in certain metal-oxide-semiconductor MOS applications
such as high-speed and high power devices. In contrast to the
present commercially available III-V metal-semiconductor
field-effect transistors MESFET’s and high electron mobil-
ity transistors HEMT’s, which exhibit small forward gate
voltages limited by the Schottky barrier heights, the III-V
MOSFET’s feature a much larger logic swing which gives a
greater flexibility for digital integrated circuit IC designs
and higher current gain cutoff frequency.1,2
One key challenge in the III-V technology was to iden-
tify thermodynamically stable insulators on the III-V’s that
give a low interfacial density of states Dit and a low leak-
age current.3 The intensive efforts in questing for such com-
petitive insulator/III-V systems have finally yielded fruitful
results with the discovery of high  dielectric Ga2O3Gd2O3
on GaAs Refs. 4 and 5 and atomic layer deposition ALD
Al2O3 on InGaAs,6,7 in which a low electrical leakage cur-
rent and a low Dit have been achieved. The employment of
Ga2O3Gd2O3 as a gate dielectric along with an ion implan-
tation and rapid thermal annealing RTA for activating im-
planted ions has led to the demonstration of the first
inversion-channel n- and p-GaAs MOSFETs Refs. 8 and 9
and InGaAs n-MOSFET.10
The oxide-GaAs interface, however, was roughened due
to high temperature 750 °C annealing either via RTA or
other methods during the MOSFETs’ fabrication. The high
temperature annealing was required to activate the ion im-
plantation for Ohmic contacts at source and drain regions.
It was found that Ga2O3Gd2O3 absorbs water with
air exposure,11 and the hydro-oxides, not the pure
Ga2O3Gd2O3, reacted with GaAs resulting in rough sur-
faces and interfaces. The hydroxide formation is common for
transition metal and more so for rare earth oxides upon air
exposure, and that affects the stability and reduces the reli-
ability of the oxides for device performance.
Thermodynamically, pure Ga2O3Gd2O3 is stable with
GaAs at temperatures higher than 800 °C. Indeed, by remov-
ing water from air-exposed oxide with a low-temperature
annealing prior to heating to high temperatures not RTA
in ultrahigh vacuum UHV, an atomically smooth
Ga2O3Gd2O3 /GaAs heterointerface has been achieved.12
The interfacial roughness is less than 0.2 nm, close to the
value in the perfected SiO2–Si interface. Furthermore,
Ga2O3Gd2O3 remains amorphous, and a low leakage cur-
rent and a low Dit have been demonstrated.12
For fabricating devices, however, a non-UHV annealing
is preferred over the UHV approach for practical reasons.
Thermodynamically, water may also be driven out of
Ga2O3Gd2O3 when the sample is heated under a no-water
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environment, such as a furnace tube type or RTA flowing
with high-purity nitrogen or inert gases. Also, RTA has been
employed in this work, since it is advantageous for improv-
ing activation efficiencies, decreasing dopant lateral diffu-
sion, and sharpening doping profiles. These are important for
inversion-channel GaAs MOSFET’s, in which the source and
drain regions are ion implanted and activated in high tem-
perature to define the device channel and decrease the con-
tact resistance. The short annealing time at high tempera-
tures, typically several seconds, and rapid ramping rates are
employed.
In this work, under a tailored heating procedure, air-
exposed Ga2O3Gd2O3 /GaAs samples annealed in a com-
mercial RTA machine under non-UHV were shown to
achieve excellent structural and electrical properties, similar
to what was obtained with samples annealed in UHV. An-
nealing the samples at 300 °C for 10 min followed by RTA
them to high temperatures of 750 °C under pure nitrogen
flow has revealed that the interface between Ga2O3Gd2O3
and GaAs remains intact with the interfacial roughness less
than 0.4 nm, slightly larger than the interfacial roughness
0.2 nm for samples under UHV annealing again with a
dwelling at 300 °C. Moreover, Ga2O3Gd2O3 remains
amorphous, an important aspect for high  gate dielectrics.
J-E current density–field voltage divided by oxide thick-
ness and C-V capacitance-voltage measurements showed
that leakage currents of 10−8–10−9 A/cm2 through the oxide
and Dit’s remain low of 1012 cm−2 eV−1.
An annealing at 750 °C may activate 10% of the im-
planted Si,13 which gives a doping level of slightly less than
11017 cm−3. As a consequence, it is reasonable to obtain
a contact resistance in the 10−5  cm2 range, as was reported
in Refs. 14 and 15. An annealing at higher temperature may
activate a higher percentage of the implanted Si, thus giving
a lower contact resistance. In the present GaAs MOS de-
vices, the Ohmic contact resistance is not the most serious
issue while the oxide/GaAs interface and the integrity of the
oxide are. Higher activation temperatures may recrystallize
the amorphous gate oxide, thus dramatically increasing the
gate leakage. Also, the oxide/GaAs interface may be dam-
aged and Dit may increase. These may deteriorate the device
performance more than the influence of the contact resis-
tance. The activation annealing process was not optimized in
the present work. Nevertheless, the contact resistance will
have to be made lower when the inversion-channel GaAs
MOSFET begins to show decent drain currents and transcon-
ductance. The efforts are being taken towards lowering the
contact resistance and at the same time maintaining smooth
oxide/GaAs interfaces and preventing recrystallization of the
oxide.
II. EXPERIMENT
A. Growth
Deposition of GaAs epilayers and oxide films as the gate
dielectrics was carried out in a multichamber UHV system,4
which includes a solid-source GaAs-based III-V semicon-
ductor molecular beam epitaxy MBE chamber, two arsenic-
free UHV oxide deposition chambers, and UHV wafer trans-
fer modules. The growth sequence starts with the GaAs
epilayer, and then transferring the wafer in situ to the oxide
chamber for depositing the dielectric oxide under a vacuum
of 10−10 Torr. The oxide was electron beam evaporated from
a single crystal Ga5Gd3O12 garnet. The substrate temperature
during the oxide growth was held at about 550 °C. The
samples were removed from the multichamber MBE system
and Si3N4 layers were deposited on the back side of the
wafer to prevent arsenic from evaporation during high tem-
perature annealing.
B. Heat treatments
Samples A1 and A2 were cut from the same wafer,
which was removed from the UHV system and air exposed.
They were RTA under flow of pure N2 gas, but in different
heating procedures, as shown in Table I, with A1 being RTA
directly to 750 °C and staying there for 30 s and then cool-
ing down to room temperatures and A2 RTA to 300 °C,
dwelled there for 10 min, and then RTA to 750 °C. For com-
parison, samples B1, B2, and B3 were annealed in UHV
under various conditions. After oxide growth, samples B1
and B2 were moved out of the UHV system, exposed to the
TABLE I. X-ray reflectivity and electrical studies on Ga2O3Gd2O3 /GaAs, with Tox as the determined oxide thickness.
No.
Tox
nm Thermal process
Surface
roughness
nm
Interfacial
roughness
nm
k
value
Leakage
a /cm2
at 1 MV/cm
Dit
eV−1 cm−2
A1 30 Exposed to air, RTA directly to
750 °C, 30 s with N2 flow
Very rough Very rough x 2.810−9 x
A2 30 Exposed to air, dwelled at 300 °C
for 10 min, and RTA to 750 °C
in 30 s, all under N2 flow
0.6 0.4 13.8 4.210−9 2–31011
B1 37.7 Exposed to air, directly
annealing to 750 °C in UHV
0.93 0.68 16.8 5.810−9 2–31011
B2a 25 Exposed to air, dwelled at 300 °C
for 30 min prior to annealing
to 750 °C in UHV
0.47 0.14 13.7 4.110−9 2–31011
B3a 26.1 In situ annealing directly to
750 °C in UHV
0.64 0.17 14.3 5.110−9 2–31011
aReference 12.
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atmosphere for more than 100 days, and put back to UHV.
B1 was heated up directly to above 750 °C, while B2 was
ramped up to 300 °C and dwelled there for 30 min prior to
being heated up to above 750 °C.12 B3 was in situ directly
heated to above 750 °C in UHV.12 Samples A1 and A2 are to
be compared with B1 and B2, respectively, with the former
being treated under non-UHV and the later under UHV.
C. Structural analysis
Structural and morphological probing tools such as x-ray
reflectivity XRR and cross-sectional high-resolution trans-
mission electron microscopy HRTEM have been employed.
XRR under grazing incidence conditions is a simple, yet use-
ful technique to study the electron density, thickness, surface,
and interfacial roughness of the oxide/GaAs heterostructures
without destroying the samples. The measurements were per-
formed using Cu K radiation in a standard Huber four-
circle x-ray diffractometer operated at 50 kV and 200 mA.
The incident light was monochromatized by a flat Ge 111
crystal and two sets of slits were used to eliminate Cu K2
and a wave-vector resolution in the scattering plane was
0.015 nm−1. The theory of specular reflectivity is based on
the recursive formalism of Parratt.16 To determine physical
parameters of the film such as interfacial roughness, thick-
ness, and electron density,17–19 the reflectivity data were fit-
ted with the BEDE REFS MERCURY code.
HRTEM specimens were prepared with mechanical pol-
ishing, dimpling, and ion milling using a Gatan PIPS system
operated at 3 kV. The TEM sample analytical work was per-
formed using a Philips Tecnai-20 FEG-type TEM. The oxide
film thickness was also determined using spectral ellipsom-
etry.
D. Electrical characteristics
Studies of leakage currents and Dit’s were carried out on
Au/Ga2O3Gd2O3 /GaAs MOS diodes, with a dot size of
0.1 mm in diameter. J-E and C-V characteristics were mea-
sured using Agilent 4156C and 4284, respectively. J is the
current density with electrical currents divided by the area of
the metal dot and E is the electrical field with biasing volt-
ages divided by the oxide thickness. C-V curves were mea-
sured with frequency varying from 1 to 500 kHz.
The room temperature high frequency Terman method
was used to estimate the minimum Dit’s,20,21 which were
given in Table I. From the difference between the measured
C-V data and the theoretical curve for Dit=0, the Dit’s were
deduced using the formula of Dit= Cox/qdVG /ds−1
− Cs /q, where Cox is the oxide capacitance per unit area
F/cm2, q magnitude of electron charge 1.610−19 C, VG
the experimental gate voltage V, s the surface potential of
semiconductor V, and Cs was the semiconductor capaci-
tance F. The method relies on a high frequency C-V mea-
surement at a frequency sufficiently high that interfacial
traps are assumed not to respond with the ac probing signal,
therefore, not contributing any capacitance. However, they
do respond to the slowly varying dc gate voltage and cause
the high frequency C-V curve to stretch out along the gate
voltage axis as interface trap occupancy charges with gate
bias.
III. RESULTS AND DISCUSSION
XRR measurements on samples A1, A2, B1, B2, and B3
are shown in Figs. 1a–1e. Oxide thickness and roughness
of the oxide surface and Ga2O3Gd2O3 /GaAs interface are
listed in Table I. The interfacial roughness of A2 is 0.4 nm,
which is larger than those of B2 and B3, and less than that of
B1. This indicates that the tailored heat treatment of dwelling
the sample at 300 °C before RTA it to high temperature en-
sures the smooth oxide/GaAs interface and oxide surface. In
comparison, samples such as A1 and B1 without being
dwelled at low temperatures exhibited rough interfaces and
surfaces, regardless under UHV or not. The roughness is
smaller for samples annealed in UHV, while A1 became very
rough, as shown in Fig. 1a. The ramping rate of heat treat-
ments under the UHV setup is not as fast as that using non-
UHV RTA. Therefore, moisture may be allowed to be driven
out of the samples under the UHV annealing.
Micrographs of cross-sectional HRTEM on samples A2,
B1, B2, and B3 are shown in Figs. 2a–2d. The oxide
thickness measured by TEM is in agreement with that from
x-ray reflectivity data. A sharp transition from GaAs to
Ga2O3Gd2O3 after high temperature annealing without in-
terfacial layers was observed in samples A2, B2, and B3.
FIG. 1. X ray reflectivity of Ga2O3Gd2O3 on GaAs annealing in commer-
cial RTA and under UHV.
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HRTEM studies on as-deposited Ga2O3Gd2O3 /GaAs
are routinely carried out and were reported earlier,11,19 in
which a sharp and smooth oxide/semiconductor interface has
been shown and is expected. The smoothness in surface and
the interface of the oxide/GaAs heterostructure is also re-
vealed in its x-ray reflectivity study19 of the oscillatory be-
havior and a slow declination in the diffraction intensity with
the increase of the x-ray incident angle.
In contrast, a fast declination in the intensity and no
oscillation in the reflectivity curve shown in Fig. 1a for A1
indicate a rough surface and interface, which was caused by
the reaction between Ga2O3Gd2O3 containing hydro-oxides
with GaAs. This is anticipated from what was learned
in our earlier work of the UHV annealing on
Ga2O3Gd2O3 /GaAs.12 Air-exposed Ga2O3Gd2O3 needs
to be dehydrated prior to high temperature annealing in order
to achieve atomically smooth interface.
The results from sample A1 revealed the difficulties en-
countered in the fabrication of inversion-channel GaAs
MOSFET using Ga2O3Gd2O3 as the gate dielectric without
a cap layer for protection. The rough interface when anneal-
ing under non-UHV is mainly caused by the penetration of
water moisture in the air-exposed oxides. Capacitance-
voltage measurements on this sample showed that the ca-
pacitance does not vary with the applied voltages. Thus, the
Fermi level is pinned and no meaningful interface state den-
sity can be deduced.
A small interfacial roughness of 0.2 nm has been ob-
tained in the interface of Ga2O3Gd2O3–GaAs of both B2
and B3. After the high temperature 750 °C annealing
process, reflection high-energy diffraction RHEED patterns
and x-ray diffraction not shown indicate that the samples
remain amorphous. The results of smooth interface, low
leakage currents, and low Dit are consistent with the thermo-
dynamic stability of Ga2O3Gd2O3 /GaAs at high tempera-
tures.
Rare earth containing oxides tend to absorb water. How-
ever, the water vapor was driven out of the oxides B2 when
annealed in UHV at temperatures near 250–300 °C, as evi-
denced from a rapid increase of the peak of mass 18 H2O
detected using a residual gas analyzer RGA. On the other
hand, thermal annealing directly to the high temperature with
a fast ramping rate performed on B1 did not allow time for
the hydro-oxides to be completely out of Ga2O3Gd2O3.
Therefore, the residual hydro-oxides reacted with GaAs at
high temperatures. This explains the much smoother oxide-
GaAs interface in sample B2 than that in B1.
Thermodynamically hydro-oxides in Ga2O3Gd2O3 are
not stable in non-water-containing environments when an-
nealing at temperatures above 250 °C as evidenced in B2.
Thus, the water vapor in Ga2O3Gd2O3 may be driven out
with samples heat treated at moderately high temperatures
e.g., 250–300 °C under nitrogen gas flowing environ-
ments. The samples were then RTA up to 750 °C or above at
a rapid ramping rate. Under such designed heating proce-
dure, sample A2 has shown that the interface and surface
remain intact. The smooth surface and interface as well as
the good electrical properties will be discussed later in the
paper show that indeed Ga2O3Gd2O3 is thermodynami-
cally stable on GaAs at high temperatures with a proper heat
treatment.
In the following, we would focus on the electrical char-
acteristics of sample A2, since the heat treatment in A2 is
readily adapted for a practical device application. Figure 3 is
a J-E curve for A2 showing a leakage current density of
about 10−8–10−9 A/cm2 at low gate voltages. The low leak-
age current also reveals the high quality and the integrity of
Ga2O3Gd2O3 after air exposure and high temperature an-
nealing. Note that A2 was air exposed and heat treated under
flowing nitrogen gas not in UHV. The electrical breakdown
fields are roughly 6 MV/cm.
The dispersion in the C-V curves for sample A2 under
different frequencies was due to a circuit of complex imped-
ance, as shown in Fig. 4. The operation in accumulation,
depletion, and inversion is evident with frequencies. The
MOS diodes of A2 show the C-V curves expected for an
unpinned oxide/GaAs interface. The dielectric constant of
Ga2O3Gd2O3 is calculated to be about 14, comparable to
the values obtained in B2 and B3 with similar oxide thick-
nesses.
FIG. 2. Cross-sectional HRTEM picture of Ga2O3Gd2O3 on GaAs in dif-
ferent heat treatments: a Exposed to air, RTA to 300 °C, dwelled there for
10 min, then RTA to 750 °C and dwelled there for 30 s in N2 flow sample
A2. b Exposed to air, annealing directly to 780 °C in UHV sample B1.
c Exposed to air, dwelled at 300 °C for 30 min before annealing to 780 °C
in UHV sample B2. d In situ annealing directly to 780 °C in UHV
sample B3.
FIG. 3. Leakage current densities JA / cm2 vs EMV/cm for sample A2.
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Figure 5 shows the distribution of Dit as a function of
Ec-E Ec is the edge of conduction band for sample A2, in
which Dit at the midgap was estimated to 2–4
1011 cm−2 eV−1, similar to the value obtained in the as-
grown sample. The Dit value did not increase with the ex situ
high temperature annealing.
When the Dit’s are low in the range of 1011 cm−2 eV−1 or
below, the Terman method may not give an accurate deter-
mination of the interfacial density of states. From the distri-
bution of Dit’s as a function of Ec-E for all measured
samples, it was found that Dit’s are all in the low
1011 cm−2 eV−1. It is difficult to distinguish the difference
among them, even though the interface of sample B1 is
rougher than that of samples A2, B2, and B3. However, the
electrical measurement is more sensitive in detecting defects
and/or traps, which are not detectable using cross-sectional
HRTEM and XRR.
IV. CONCLUSION
The results have demonstrated that the intermediate an-
nealing at 300 °C in a N2 flowing environment or under
UHV is effective in reducing the hydroxides, thus giving
the high temperature thermodynamic stability of
Ga2O3Gd2O3 /GaAs. Furthermore, the oxide remains amor-
phous and minimal interfacial reaction occurred between the
oxide and substrate, ensuring the excellent electrical proper-
ties of low Dit, low leakage currents, and high dielectric con-
stant.
The attainment of a smooth interface between the gate
dielectric and GaAs after high temperature annealing is criti-
cal for achieving low Dit and maintaining a high carrier mo-
bility in the MOSFET’s channel. The work here has extended
our earlier results using UHV annealing to more commonly
used non-UHV approach of RTA under pure N2 gas envi-
ronment. The findings enable fabrication of high-
performance inversion-channel GaAs-based MOSFET’s.
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